

Workshop on Detection and Mitigation of Flux Trapping in Superconducting Digital Electronics



2024/12/13

# Superconducting digital circuits fabrication process at AIST



<u>Fumihiro China</u>, Shuichi Nagasawa, Mutsuo Hidaka, Fuminori Hirayama, Koh-ichi Nittoh, and Go Fujii

Global Research and Development Center for Business by Quantum-AI Technology (G-QuAT) National Institute of Advanced Industrial Science and Technology (AIST)



Introduction of fabrication facility at AIST (Qufab)

Superconducting digital circuits and their fabrication process

Recent results at Qufab

Qufab foundry service





#### Introduction of fabrication facility at AIST (Qufab)

Superconducting digital circuits and their fabrication process

Recent results at Qufab

Qufab foundry service



#### **Qufab: Superconducting Quantum Circuit Fabrication Facility**





The Superconducting Quantum Circuit Fabrication Facility (Qufab) is a shared facility dedicated to the prototyping of superconducting quantum computers. quantum annealing machines, and circuits designed for controlling qubits. Qufab comprises three main components: a facility for prototyping superconducting integrated circuits, another for quantum bit and quantum circuit prototyping, and a third for the 3-D mounting of superconducting components. In addition to these facilities, we are actively engaged in the development of innovative processes for superconducting qubits and quantum circuits, utilizing novel materials and structures. Our collaborative efforts extend to partnerships with industry, academia, and government. Gufab






CR size: 720m<sup>2</sup>, CR class: 1000 (partially 100)
 4-inch line (partially compatible with 3-inch)
 Over 70 equipment







#### **Qufab: Superconducting Quantum Circuit Fabrication Facility**



#### History of our fabrication facility

2012 CRAVITY



- (Clean Room for Analog & digital superconductiVITY)
- CRAVITY was a facility for prototyping superconducting digital and analog circuits.
- □ 3-inch line

#### 2022 Qufab



G-QuAT

(Superconducting Quantum Circuit Fabrication Facility)

- **Qufab was started in 2022 as a renewal of CRAVITY.**
- ✓ Establishment of 4-inch line
- ✓ 27 process and measurement equipment were replaced.
- ✓ Available: superconducting circuit, qubit, 3-D integration

### 2023/7 G-QuAT established


# (Global Research and Development Center for Business by Quantum-AI technology)

Support implementation of quantum technology to social society

#### AIST, Tsukuba



Superconducting circuits, quantum circuits





#### Introduction of fabrication facility at AIST (Qufab)

#### Superconducting digital circuits and their fabrication process

Recent results at Qufab


Qufab foundry service



#### **Superconducting digital circuits**




• Single-flux-quantum circuit (SFQ)



Logic state is determined based on whether there is an SFQ in a superconducting loop.

- ✓ High-speed operation (~ 100 GHz)
- ✓ Asynchronous operation (event-driven)

• Adiabatic quantum-flux-parametron (AQFP)




Logic state is determined based on which of two loops has an SFQ.

- ✓ Extremely low-power consumption
- ✓ Low current driven (~mA)

> Both circuit components: Josephson junction (JJ), inductor (L), resistor (R)

#### **Cell library**





Various JTLs, logic circuits (DFF, OR, ...) are made into cells and stored in libraries (cell library).
 Large-scale circuits can be designed by arranging cells like a puzzle.


In Japan:

- SFQ cell library which contain over 300 cells, called CONNECT cell library, was developed [1].
- AQFP cell library: only ~ 40 cells are needed to design large-scale circuits by adopting minimalist design [2].

[1] S. Yorozu, Physica C supercond., 2002. [2] N. Takeuchi, J. Appl. Phys., 2015.


#### Fabrication process for superconducting digital circuits






- > JJ: Nb/AI-AIOx/Nb, Wiring: 4 Nb layers, Resistor: Usually Mo (Pd for millikelvin temperature)
- > Fabrication process determine the main parameters ( $L_{\Box}$ ,  $R_{\Box}$ , and  $J_{c}$  (critical current density of JJ)) and provide the design rules linked to the process equipment and conditions.
- Precise, stable control of circuit parameters through the fabrication process is important for the development of large-scale superconducting circuits.





Si Substrate






#### 1. Deposition of Nb film

Nb ground plane
Si Substrate






- 1. Deposition of Nb film
- 2. Patterning using photolithography

Photoresist		
Nb ground plane	Si Substrate	






- 1. Deposition of Nb film
- 2. Patterning using photolithography
- 3. Pattern transfer by etching

		S	i Sul	ostra	te			






- 1. Deposition of Nb film
- 2. Patterning using photolithography
- 3. Pattern transfer by etching
- 4. Removing the residual photoresist


Nb ground plane			
	Si Si	ubstrate	






Si Substrate





Blue: circuit chip











- 1. Deposition of Nb film
- 2. Patterning using photolithography
- 3. Pattern transfer by etching
- 4. Removing the residual photoresist
- 5. Probing diagnostic chips at room temp.












- Standard process (HSTP)
- Nb 4 layers including GP
- $J_{\rm c}$ : 10 kA/cm<sup>2</sup>
- *R*<sub>□</sub>(Mo): 2.4 Ω
- Minimum line width:
  1 μm
- Processing steps: ~ 150








Nb 9-layers, ADP (partially planarized)







Excellent flatness was obtained even though the step edges of several underlying patterns are included.



Introduction of fabrication facility at AIST (Qufab)

Superconducting digital circuits and their fabrication process


Recent results at Qufab

Qufab foundry service




#### **Changes in the number of HSTP process defects**





23






#### Device structure of standard process for digital applications in Qufab




#### Nb 4-layers process




HSTP:  $J_c=10 \text{ kA/cm}^2$ 


#### Nb 4-layers process (fully planarized)



#### Advanced process



ADP2: Nb 9-layers,  $J_c=10 \text{ kA/cm}^2$ 



#### Examples of digital circuit by advanced process



#### Nb 9-layers, ADP2 (partially planarized) Junction Active layer including JJ and R **M**8 SiO<sub>2</sub> M7 Main GP and CPL 2<sup>nd</sup> PTL layer 1<sup>st</sup> PTL layer **DC** power laver Si Substrate

SFQ 4-bit parallel processor Fabricated by AIST ADP2 process

Josephson junctions : 25,477 maximum frequency: 32 GHz


Josephson junctions (JJs): 33,467 maximum frequency: 57.2 GHz

K. Ishida, et al., 2020 Symposia on VLSI Technology and Circuit I. Nagaoka et al., IEEE Asian Solid-State Circuits Conference, Taipei, Nov. 2022.



Fabricated by AIST ADP2 proces

8-Bit general purpose processor




26


#### Application examples of superconducting digital circuits







# mm



S. Miyajima et al, Appl. Phys. Lett. 122, 182602 (2023)

Microwave-pulse generator using AQFP  $\succ$ 




Aiming for signal processing at 10 mK using AQFP


SNSPD and SFQ circuit


with high time resolution

Multiplexing SNSPD arrays

Ultra-low-power qubit control (81.8 pW per qubit)







N. Takeuchi et al, NPJ Quantum Inf. 10, 53 (2024)







Introduction of fabrication facility at AIST (Qufab)

Superconducting digital circuits and their fabrication process


Recent results at Qufab

Qufab foundry service



#### **Qufab foundry service**







#### □ Start : October 2024

Qufab will stop between January to March in 2025 by several machine replacement

- □ Next application: Spring 2025
- Open to domestic and international users
- □ Open to public and private institutes
- Open to research and commercial use







151-11-26
S 🖓 🖓 🖓
Sector Contact (Contact (Conta
22275747

Process TEG	Circuit TEG	A1	A2
A3	B1	C1	C2
C3	C4	C5	D1
D2	D3	E1	E2

Chip size: 5 mm×5 mm Reticle (22 mm×22 mm) : 4×4 16 kinds of chip

About 14 chips fabricated for one kind in a 4-inch wafer

← Example: 5 institutes (A,B,C,D,E) share a reticle

One reticle

Multiple users share one wafer



- AIST has developed fabrication process for superconducting integrated circuits and implemented many superconducting devices for long time.
- Qufab was started in 2022 as a renewal of CRAVITY, and we continue to develop superconducting digital circuit process and upgrade our equipment. (# of new equipment: 27 in 2023, >30 until March 2025)
- Our standard process, HSTP, is stable over a long period, and we also developed many advanced process for various purposes.
- Qufab started foundry service in October 2024.









## Thank you for your kind attention.